Zero wait state

This is the current revision of this page, as edited by imported>Boleyn at 16:44, 21 May 2024 (→‎See also). The present address (URL) is a permanent link to this version.

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Zero wait state is a feature of a processor or computer architecture in which the processor does not have to wait to perform memory access.

Non-zero wait state describes the situation when a processor operates at a higher frequency than the memory, it has a wait state during which the processor is idle.

See also

References