Draft:DVT IDE
 | This article, Draft:DVT IDE, has recently been created via the Articles for creation process. Please check to see if the reviewer has accidentally left this template after accepting the draft and take appropriate action as necessary.
Reviewer tools: Preload talk Inform author |
Comment: Sources are primary, not independent and/or not reliable (user-generated content such as wikis or blogs). S0091 (talk) 17:21, 4 October 2024 (UTC)
DVT IDE (Design and Verification Tools Integrated Development Environment) is a commercial integrated development environment developed by AMIQ EDA. It functions as a plugin for both the Eclipse Platform and Visual Studio Code, designed for hardware design and verification engineers working with hardware description and verification languages such as SystemVerilog, Verilog, VHDL, and the e language.[1][2]
Features
DVT IDE includes several features intended to support engineers in hardware design and verification tasks:
- Intelligent Refactoring: Context-aware renaming of symbols through code compilation and resolving identifiers and references.[3]
- Class Browsing: Hierarchical view of object-oriented code, showing class hierarchies along with associated methods and variables.[3]
- Design Hierarchy and Structural Browsing: Visual representation of modules, interfaces, and components within the design,[3] and support for Unified Modeling Language (UML) and Transaction-Level Modeling (TLM) diagrams for code architecture visualization.[2]
- UVM Support: Universal Verification Methodology (UVM) integration, offering features such as UVM factory queries, templates, browsers, and sequence trees to enhance testbench development.[3]
- Simulator Integration: Integration with major simulators like NCSim, Specman, VCS, and Questa for in-project simulation and debugging,[3] with support for real-time syntax and semantic checks, automatic testbench compatibility verification, and initial port mapping.[4]
- Macro Expansion and Programming: Analysis and debugging of macros within the codebase through macro expansion and programming capabilities.[3]
- Multi-Language and Mixed-Language Support: Support for multiple languages including SystemVerilog, Verilog, VHDL,[3] and e language[5], and standards such as Unified Power Format (UPF), Common Power Format (CPF), Specification Description Language (SDL),[2] and Portable Stimulus Standard (PSS)[6].
Licensing
DVT IDE is distributed under a commercial license provided by AMIQ EDA. The licensing options include node-locked and floating licenses, available on a per-user basis, as well as bulk and academic licensing.[7]
History
DVT IDE was initially developed by AMIQ Consulting in 2005 as an internal tool to assist verification engineers with code development and maintenance challenges associated with hardware design and verification languages.[7] In 2008, AMIQ EDA was established as a separate entity to focus on the development and commercialization of DVT IDE.[7][8]
Key developments in the evolution of DVT IDE include:
- 2011: Introduction of DVT Debugger, adding debugging capabilities to the integrated development environment.[8]
- 2012: Release of Verissimo SystemVerilog Linter, providing linting features to improve code quality.[8]
- 2014: Launch of Specador Documentation Generator to facilitate code documentation.[8]
- 2023: Addition of support for Visual Studio Code with the release of DVT IDE for VS Code.[2][8]
In 2021, AMIQ EDA joined the OpenHW Group, an organization focused on developing open-source RISC-V processor cores and related IP, tools, and software. AMIQ EDA's DVT Eclipse IDE and Verissimo SystemVerilog Linter were integrated into OpenHW Group's continuous integration flow to analyze SystemVerilog testbench code for the CORE-V processor family.[9]
References
- ^ "DVT IDE for Visual Studio Code". Visual Studio Marketplace. Microsoft Corporation. Retrieved 3 October 2024.
- ^ 2.0 2.1 2.2 2.3 "Design and Verification Tools (DVT) IDE for Verilog, SystemVerilog, Verilog-AMS, VHDL or PSS". Eclipse Marketplace. Eclipse Foundation. Retrieved 3 October 2024.
- ^ 3.0 3.1 3.2 3.3 3.4 3.5 3.6 Daniyal Khurram, Syed; Chan, Horace (October 2018). IDEs Should Be Available to Hardware Engineers Too! (PDF). Design & Verification Conference & Exhibition. Retrieved 3 October 2024.
- ^ Zdraveski, Vladimir; Dimitrovski, Andrej; Trajanov, Dimitar (April 2014). HDL IP Cores System as an Online Testbench Provider. 5th Small Systems Simulation Symposium. Retrieved 3 October 2024.
- ^ Goering, Richard (10 April 2006). "VERIFICATION: IEEE standardizes 'e' language". EDN. AspenCore, Inc. Retrieved 3 October 2024.
- ^ Allen, Jesse (19 July 2019). "Week In Review: Design, Low Power". Semiconductor Engineering. Sperling Media Group, LLC. Retrieved 3 October 2024.
- ^ 7.0 7.1 7.2 "e Coding Made Easy with the "DVT" Integrated Development Environment". Cadence Community. Cadence Design Systems. Retrieved 3 October 2024.
- ^ 8.0 8.1 8.2 8.3 8.4 Rajendiran, Kalar. "AMIQ EDA Adds Support for Visual Studio Code to DVT IDE Family". SemiWiki. SemiWiki.com LLC. Retrieved 3 October 2024.
- ^ Clancy, Michelle (22 November 2021). "AMIQ EDA Joins OpenHW Group and Contributes Advanced Linting Capabilities for CORE-V Open-Source RISC-V Cores and Simulation Testbenches". Eclipse News. Eclipse Foundation. Retrieved 3 October 2024.