File:Intel 8086 block scheme.svg
Size of this PNG preview of this SVG file: 738 × 600 pixels. Other resolutions: 295 × 240 pixels | 591 × 480 pixels | 945 × 768 pixels | 1,260 × 1,024 pixels | 2,521 × 2,048 pixels.
Original file (SVG file, nominally 800 × 650 pixels, file size: 40 KB)
 | This is a file from the Wikimedia Commons. Information from its description page there is shown below. Commons is a freely licensed media file repository. You can help. |
Summary
| Description |
English: Block diagram of the Intel 8086 microprocessor 1. Block of general purpose registers, 2 Block segment registers, 3 20 BIT combiner, 4 Internal bus C, 5 Queue commands, 6 The control system, 7 The control system bus, 8 Internal Bus A, 9 Arithmetic logic unit (ALU), 10 Address bus, 11 Data bus, 12 Rail Control F. Registry tags, AX -accumulator , BX - register base CX - counting register, DX - data register, SP - stack pointer, BP - base pointer, SI - source index, DI - Destination Index ,CS - code Segment DS - data segment, SS - stack segment, ES - extra segment, IP - Instruction Pointer.
Français : Diagramme des blocs du microprocesseur Intel 8086 :
Polski: Schemat blokowy mikroprocesora Intel 8086. 1. Blok rejestrów ogólnego przeznaczenia, 2. Blok rejestrów segmentowych, 3. Dwudziestobitowy sumator, 4. Magistrala wewnętrzna C, 5. Kolejka rozkazów, 6. Układ sterowania, 7. Układ sterowania magistral, 8. Magistrala wewnętrzna A, 9. Jednostka Arytmetyczno-Logiczna (ALU), 10. Szyna adresowa, 11. Szyna danych, 12. Szyna sterowania, F. Rejestr znaczników, AX - akumulator, BX - rejestr bazowy, CX - rejestr zliczający, DX - rejestr danych, SP - wskaźnik stosu, BP - wskaźnik bazowy, SI - indeks źródła, DI - indeks celu, CS - segment kodu, DS - segment danych, SS - segment stosu, ES - segment dodatkowy, IP - wskaźnik rozkazów |
||
| Date | |||
| Source | Własne opracowanie na podstawie różnych źródeł | ||
| Author | Harkonnen2 |
This vector image has been made or improved in the Polish vector graphics project (grafiki wektorowe). You can propose images to improve as well.
Licensing
I, Harkonnen2, the copyright holder of this work, hereby publishes it under the following licenses:
|
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License. |
  
|
This file is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported license. | |
Attribution:
I, Harkonnen2 | ||
| ||
| This licensing tag was added to this file as part of the GFDL licensing update. |
This file is licensed under the Creative Commons Attribution-Share Alike 2.5 Generic, 2.0 Generic and 1.0 Generic license.
Attribution: I, Harkonnen2
- You are free:
- to share – to copy, distribute and transmit the work
- to remix – to adapt the work
- Under the following conditions:
- attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.
You may select the license of your choice.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 22:18, 24 June 2007 | | 800 × 650 (40 KB) | wikimediacommons>Harkonnen2 | {{Information |Description=Schemat blokowy mikroprocesora Intel 8086. 1. Blok rejestrów roboczych, 2. Blok rejestrów segmentowych, 3. Dwudziestobitowy sumator, 4. Magistrala wewnętrzna C, 5. Kolejka rozkazów, 6. Układ sterowania, 7. Układ sterowania |
File usage
The following page uses this file:
