File:Mips32 addi.svg
Size of this PNG preview of this SVG file: 500 × 180 pixels. Other resolutions: 320 × 115 pixels | 640 × 230 pixels | 1,024 × 369 pixels | 1,280 × 461 pixels | 2,560 × 922 pixels.
Original file (SVG file, nominally 500 × 180 pixels, file size: 15 KB)
 | This is a file from the Wikimedia Commons. Information from its description page there is shown below. Commons is a freely licensed media file repository. You can help. |
 | This SVG image was uploaded in a graphics format such as GIF, PNG, JPEG, or SVG. However, it consists purely or largely of information which is better suited to representation in wikitext (possibly using MediaWiki's special syntax for tables, math, or music). This will make the information easier to edit, as well as make it accessible to users of screen readers and text-based browsers.
If possible, please replace any inclusions of this image in articles (noted under the “File links” header) with properly formatted wikitext. After doing so, please consider nominating this image for deletion. |  |
Summary
| Description | This figure demonstrates how one type of MIPS32 instruction word is decoded. The first six bits specify the operation (add immediate). The second and third groups of five bits each specify the number of one of MIPS32's 32 general-purpose registers (GPR). The first group specifies the destination GPR, and the second specifies the source GPR. The last sixteen bits specify the immediate value, that is, the 16-bit signed (two's compliment) integer that is added to the second register and then stored in the first register. The equivalent mnemonic in MIPS32 assembly is also shown. This instruction word would cause a MIPS32 CPU to add 350 to the value stored in $r2 and store the result in $r1. If an arithmetic overflow occurs, $r1 is not modified and an overflow flag is set. | ||||||||
| Date | |||||||||
| Source | http://en.wikipedia.org/wiki/Image:Mips32_addi.svg | ||||||||
| Author | en:User:Booyabazooka | ||||||||
| Permission (Reusing this file) |
I, the copyright holder of this work, hereby publish it under the following licenses:
You may select the license of your choice. |
||||||||
| Other versions |
|
Licensing
|
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License. Subject to disclaimers. |
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 13:39, 12 November 2006 | | 500 × 180 (15 KB) | wikimediacommons>German | {{Information |Description=This figure demonstrates how one type of MIPS32 instruction word is decoded. The first six bits specify the operation (add immediate). The second and third groups of five bits each specify the number of one of MIPS32's 32 genera |
File usage
The following 2 pages use this file:
