Template:Infobox CPU series

Ryzen 7000 Series
	AMD Ryzen 9 7900X processor
Launched	September 27, 2022
Designed by	AMD
Manufactured by	TSMC;
Fabrication process	TSMC N5; TSMC N6;
Codename(s)	Raphael; Raphael-X;
Platform(s)	Desktop;
; Branding
Brand name(s)	Ryzen
Socket(s)	Socket AM5;
; Instructions & Architecture
Instructions set	x86
Instructions	x86-64; AMD64;
Core architecture	Zen 4
; Cores
Core codename	Persephone
CCD codename	Durango
Core count	Up to Up to 16 cores
Peak core clock	Up to Up to 5.7 GHz
L1 cache	64 KB (per core): ; 32 KB instructions; 32 KB data;
L2 cache	1 MB (per core)
L3 cache	32 MB (per CCD)
; Graphics
Graphics architecture	RDNA 2
Model(s)	Radeon Graphics;
Compute Units	Up to 2 CUs
Peak graphics clock	Up to 2100 MHz
; Memory Support
Memory channels	2 channels
; I/O
PCIe support	PCIe 5.0
; History
Predecessor	Ryzen 6000 series
Successor	Ryzen 8000 series

Ryzen 7000 Series
	AMD Ryzen 9 7900X processor
Launched	September 27, 2022
Designed by	AMD
Manufactured by	TSMC;
Fabrication process	TSMC N5; TSMC N6;
Codename(s)	Raphael; Raphael-X;
Platform(s)	Desktop;
; Branding
Brand name(s)	Ryzen
Socket(s)	Socket AM5;
; Instructions & Architecture
Instructions set	x86
Instructions	x86-64; AMD64;
Core architecture	Zen 4
; Cores
Core codename	Persephone
CCD codename	Durango
Core count	Up to Up to 16 cores
Peak core clock	Up to Up to 5.7 GHz
L1 cache	64 KB (per core): ; 32 KB instructions; 32 KB data;
L2 cache	1 MB (per core)
L3 cache	32 MB (per CCD)
; Graphics
Graphics architecture	RDNA 2
Model(s)	Radeon Graphics;
Compute Units	Up to 2 CUs
Peak graphics clock	Up to 2100 MHz
; Memory Support
Memory channels	2 channels
; I/O
PCIe support	PCIe 5.0
; History
Predecessor	Ryzen 6000 series
Successor	Ryzen 8000 series

{{{name}}}
	[[File:{{{image}}}\|frameless\|alt={{{alt}}}]] {{{caption}}}
Launching	{{{launching}}}
Launched	{{{launched}}}
Discontinued	{{{discontinued}}}
Designed by	{{{designedby}}}
Manufactured by	{{{manuf1}}};
Fabrication process	{{{process1}}};
Codename(s)	{{{codename1}}};
Platform(s)	{{{platform1}}};
; Branding
Brand name(s)	{{{branding}}}
Generation	{{{generation}}}
Socket(s)	{{{socket1}}};
; Instructions & Architecture
Instructions set	{{{instructions-set}}}
Instructions	{{{instructions}}}
Extensions	{{{extensions1}}};
Core architecture	{{{core-arch}}}
P-core architecture	{{{p-core-arch}}}
E-core architecture	{{{e-core-arch}}}
; Cores
CCD codename	{{{ccd-codename}}}
Core count	Up to {{{core-count}}}
Peak core clock	Up to {{{peak-clock}}} {{{peakclock-unit}}}
L1 cache	{{{l1-cache}}}
L2 cache	{{{l2-cache}}}
L3 cache	{{{l3-cache}}}
P-core L0 cache	{{{p-l0-cache}}}
P-core L1 cache	{{{p-l1-cache}}}
E-core L1 cache	{{{e-l1-cache}}}
P-core L2 cache	{{{p-l2-cache}}}
E-core L2 cache	{{{e-l2-cache}}}
P-core L3 cache	{{{p-l3-cache}}}
E-core L3 cache	{{{e-l3-cache}}}
; Graphics
Graphics architecture	{{{graphics-arch}}}
Model(s)	{{{gpu-model1}}};
Compute Units	Up to {{{cu-count}}} CUs
Execution Units	Up to {{{eu-count}}} EUs
Xe Cores	Up to {{{xe-count}}} Xe Cores
Peak graphics clock	{{{graphics-clock}}} {{{graphics-clockunit}}}
NPU
Architecture	{{{npu-arch}}}
TOPS	{{{npu-tops}}}
Clock speed	{{{npu-clock}}} {{{npu-clockunit}}}
; Memory Support
Type	{{{memory-type}}}
Memory channels	{{{memory-channels}}}
Maximum capacity	{{{amountmemory}}}
; I/O
PCIe support	{{{pcie-support}}}
PCIe lanes	{{{pcie-lanes}}}
CXL support	{{{cxl-support}}}
UPI links	{{{upi-links}}}
DMI version	{{{dmi-version}}}
HyperTransport version	{{{ht-version}}}
; History
Predecessor	{{{predecessor}}}
Variant	{{{variant}}}
Successor	{{{successor}}}

Template documentation[view] [edit] [history] [purge]

Usage

</syntaxhighlight>

Examples

Ryzen 7000 Series

</syntaxhighlight>

Alder Lake

Alder Lake
Branding
Intel Core i7-12700KF
Launched	November 4, 2021 (2021-11-04)
Designed by	Intel
Manufactured by	Intel
Fabrication process	Intel 7
Codename(s)	ADL
Platform(s)	Desktop Mobile
Brand name(s)	Core Pentium Celeron Intel Processor
Generation	12th Generation
Socket(s)	LGA 1700 BGA 1774 BGA 1964
Instructions & Architecture
Instructions set	x86
Instructions	x86-64
Extensions	AES-NI, CLMUL, RDRAND, SHA, TXT, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI, VT-x, VT-d
P-core architecture	Golden Cove
E-core architecture	Gracemont
Cores
Core count	Up to 16 cores: Up to 8 P-cores Up to 8 E-cores
Peak core clock	Up to Up to 5.5 GHz
P-core L1 cache	80 KB (per core): 32 KB instructions 48 KB data
E-core L1 cache	96 KB (per core): 64 KB instructions 32 KB data
P-core L2 cache	2 MB (per core)
E-core L2 cache	2 MB (per cluster)
P-core L3 cache	3 MB (per core)
E-core L3 cache	3 MB (per cluster)
Graphics
Graphics architecture	Iris X^e
Model(s)	UHD 730 UHD 770
Execution Units	Up to 96 EUs
Peak graphics clock	Up to 1550 MHz
Memory Support
Type	DDR4-3200 DDR5-4800
Memory channels	2 channels
Maximum capacity	256 GB
I/O
PCIe support	PCIe 5.0
PCIe lanes	16 PCIe 5.0 lanes 4 PCIe 4.0 lanes
History
Predecessor	Rocket Lake
Successor	Raptor Lake

Alder Lake
Branding
Intel Core i7-12700KF
Launched	November 4, 2021 (2021-11-04)
Designed by	Intel
Manufactured by	Intel
Fabrication process	Intel 7
Codename(s)	ADL
Platform(s)	Desktop Mobile
Brand name(s)	Core Pentium Celeron Intel Processor
Generation	12th Generation
Socket(s)	LGA 1700 BGA 1774 BGA 1964
Instructions & Architecture
Instructions set	x86
Instructions	x86-64
Extensions	AES-NI, CLMUL, RDRAND, SHA, TXT, MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1, SSE4.2, AVX, AVX2, FMA3, AVX-VNNI, VT-x, VT-d
P-core architecture	Golden Cove
E-core architecture	Gracemont
Cores
Core count	Up to 16 cores: Up to 8 P-cores Up to 8 E-cores
Peak core clock	Up to Up to 5.5 GHz
P-core L1 cache	80 KB (per core): 32 KB instructions 48 KB data
E-core L1 cache	96 KB (per core): 64 KB instructions 32 KB data
P-core L2 cache	2 MB (per core)
E-core L2 cache	2 MB (per cluster)
P-core L3 cache	3 MB (per core)
E-core L3 cache	3 MB (per cluster)
Graphics
Graphics architecture	Iris X^e
Model(s)	UHD 730 UHD 770
Execution Units	Up to 96 EUs
Peak graphics clock	Up to 1550 MHz
Memory Support
Type	DDR4-3200 DDR5-4800
Memory channels	2 channels
Maximum capacity	256 GB
I/O
PCIe support	PCIe 5.0
PCIe lanes	16 PCIe 5.0 lanes 4 PCIe 4.0 lanes
History
Predecessor	Rocket Lake
Successor	Raptor Lake

</syntaxhighlight>

EPYC 9004 Series

EPYC 9004 Series
Branding
Launched	November 10, 2022 (2022-11-10)
Designed by	AMD
Manufactured by	TSMC
Fabrication process	TSMC N5 TSMC N6
Codename(s)	Genoa Genoa-X Bergamo
Platform(s)	Server
Brand name(s)	EPYC
Generation	4th Generation
Socket(s)	Socket SP5
Instructions & Architecture
Instructions set	x86
Instructions	x86-64 AMD64
Core architecture	Zen 4 Zen 4c
Cores
CCD codename	Durango
Core count	Up to Up to: 96 Zen 4 cores 128 Zen 4c cores
L1 cache	64 KB (per core): 32 KB instructions 32 KB data
L2 cache	1 MB (per core)
L3 cache	32 MB (per CCD)
Memory Support
Type	DDR5-4800
Memory channels	12 channels
Maximum capacity	Up to 6 TB (per socket)
I/O
PCIe support	PCIe 5.0
PCIe lanes	128 PCIe 5.0 lanes 12 PCIe 3.0 lanes
CXL support	CXL 1.1+ Type 3
History
Predecessor	EPYC 7003 ("Milan")
Variant	EPYC 8004 ("Siena")
Successor	EPYC 9005 ("Turin")

EPYC 9004 Series
Branding
Launched	November 10, 2022 (2022-11-10)
Designed by	AMD
Manufactured by	TSMC
Fabrication process	TSMC N5 TSMC N6
Codename(s)	Genoa Genoa-X Bergamo
Platform(s)	Server
Brand name(s)	EPYC
Generation	4th Generation
Socket(s)	Socket SP5
Instructions & Architecture
Instructions set	x86
Instructions	x86-64 AMD64
Core architecture	Zen 4 Zen 4c
Cores
CCD codename	Durango
Core count	Up to : 96 Zen 4 cores 128 Zen 4c cores
L1 cache	64 KB (per core): 32 KB instructions 32 KB data
L2 cache	1 MB (per core)
L3 cache	32 MB (per CCD)
Memory Support
Type	DDR5-4800
Memory channels	12 channels
Maximum capacity	Up to 6 TB (per socket)
I/O
PCIe support	PCIe 5.0
PCIe lanes	128 PCIe 5.0 lanes 12 PCIe 3.0 lanes
CXL support	CXL 1.1+ Type 3
History
Predecessor	EPYC 7003 ("Milan")
Variant	EPYC 8004 ("Siena")
Successor	EPYC 9005 ("Turin")

</syntaxhighlight>

The above documentation is transcluded from Template:Infobox CPU series/doc.
Editors can experiment in this template's sandbox and testcases pages.
Add categories to the /doc subpage. Subpages of this template.